JPH0751633Y2 - メモリ制御回路 - Google Patents

メモリ制御回路

Info

Publication number
JPH0751633Y2
JPH0751633Y2 JP5001590U JP5001590U JPH0751633Y2 JP H0751633 Y2 JPH0751633 Y2 JP H0751633Y2 JP 5001590 U JP5001590 U JP 5001590U JP 5001590 U JP5001590 U JP 5001590U JP H0751633 Y2 JPH0751633 Y2 JP H0751633Y2
Authority
JP
Japan
Prior art keywords
signal
port
microprocessor
sam
access
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP5001590U
Other languages
English (en)
Japanese (ja)
Other versions
JPH048159U (en]
Inventor
博道 江橋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Yokogawa Electric Corp
Original Assignee
Yokogawa Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Yokogawa Electric Corp filed Critical Yokogawa Electric Corp
Priority to JP5001590U priority Critical patent/JPH0751633Y2/ja
Publication of JPH048159U publication Critical patent/JPH048159U/ja
Application granted granted Critical
Publication of JPH0751633Y2 publication Critical patent/JPH0751633Y2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Multi Processors (AREA)
JP5001590U 1990-05-14 1990-05-14 メモリ制御回路 Expired - Lifetime JPH0751633Y2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5001590U JPH0751633Y2 (ja) 1990-05-14 1990-05-14 メモリ制御回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5001590U JPH0751633Y2 (ja) 1990-05-14 1990-05-14 メモリ制御回路

Publications (2)

Publication Number Publication Date
JPH048159U JPH048159U (en]) 1992-01-24
JPH0751633Y2 true JPH0751633Y2 (ja) 1995-11-22

Family

ID=31568201

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5001590U Expired - Lifetime JPH0751633Y2 (ja) 1990-05-14 1990-05-14 メモリ制御回路

Country Status (1)

Country Link
JP (1) JPH0751633Y2 (en])

Also Published As

Publication number Publication date
JPH048159U (en]) 1992-01-24

Similar Documents

Publication Publication Date Title
JPH06337820A (ja) マルチプル・バス・システムにおけるエラー検知及び回復機構とその方法
JPH07281976A (ja) パケットｆｉｆｏを管理する方法
JPH07104826B2 (ja) 転送制御装置
JPH0751633Y2 (ja) メモリ制御回路
JP3012402B2 (ja) 情報処理システム
JPS62169244A (ja) 二重化メモリの両系同時書込方法
JPH06259274A (ja) 二重系システム
JP2877188B2 (ja) データ通信監視システム
JP2554423Y2 (ja) メモリ制御装置
JPS6321217B2 (en])
JP2870837B2 (ja) 中央演算処理装置の調停回路
JPS6124742B2 (en])
JPH0625987B2 (ja) 複合計算機システム
KR100380328B1 (ko) 교환기 시스템의 보드 탈장시 다운 방지장치
JPH02206866A (ja) マルチプロセッサシステムにおけるリセット信号発生装置
JPH0756520Y2 (ja) 故障システムの応答信号発生装置
JP3464670B2 (ja) 受信アイソレーション中通知方式
JPH0836554A (ja) マルチプロセッサシステム
JPH08137738A (ja) Ｃｐｕ調停回路
JPH0514293B2 (en])
JPH04288654A (ja) データ伝送方式
JPS5923677B2 (ja) 交換処理装置の二重化方式
JPS61160169A (ja) マルチプロセツサシステム
JPH0272463A (ja) コンピュータ・システム
JPH02199562A (ja) 二重化メモリコピー方式